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Abstract 
The paper presents the study of electrical instability of RF sputter 
amorphous In-Ga-Zn-O (a-IGZO) thin-film transistor (TFT) in-
duced by negative steady-state (or D.C.) bias-temperature-stress 
(BTS). Similarly to positive BTS results [8], the stress time evolu-
tion of the threshold voltage shift (ΔVth) induced by negative BTS 
under different stress voltages and temperatures can all be de-
scribed by the stretched-exponential model. For the first time, we 
also present the results for ΔVth under pulse (or A.C.) BTS. The 
ΔVth for positive A.C. BTS is found to have a pulse-period de-
pendence while a huge reduction of ΔVth is found for all negative 
A.C. BTS results. This might suggest the time for holes to accumu-
late near the a-IGZO/ SiO2 interface is much longer than the time 
for electrons. The effect of bi-polar stressing is also discussed. 
1. Introduction 
During the past few years, there have been great interests in using 
amorphous In-Ga-Zn-O (a-IGZO) thin-film transistor (TFT) in 
AM-FPDs. Because the electrons are drifting through ionic metal 
s-orbital, which permit a band-like conduction even in amorphous 
phase, a-IGZO TFTs have a higher field-effect mobility (μeff) than 
traditional covalent bond semiconductors (e.g. a-Si:H) [1]. These 
properties make a-IGZO TFTs one of the ideal choices for future 
large area (e.g. 82-inch) ultra-definition (up to 4k×4k pixels, 
[2,3]) display backplane technology. 
To ensure a robust product based on a-IGZO TFTs, it is essential 
to evaluate their electrical stability. The long-term constant cur-
rent-temperature stress (CTS) study has shown that the a-IGZO 
TFT has a stable electrical properties with a threshold voltage 
shift (ΔVth) much smaller (0.2V) than the ΔVth for a-Si:H TFT 
(>1.8V) under the same AM-OLED stress conditions (3μA, 600C, 
20 hours) [4]. The proper passivation layer for the back channel 
was also found to play an important role in improving the TFT 
CTS reliability [5]. Recent studies further extended investigation 
of a-IGZO stability into the bias-temperature stress (BTS) meas-
urements. A positive shift of TFT Vth was observed under a posi-
tive (gate bias) BTS while the Vth shifted to negative values for 
negative BTS [6]. Furthermore, a simple power law relation is 
able to fit the stress time trend of measured ΔVth [7]. A great re-
duction (~75%) in BTS induced degradation was found when 
additional post thermal annealing step during fabrication is per-
formed. Although the nature of this reduction is not clear, the 
defect states located in bulk active layer or near the interface are 
suspected to be of its origin [6]. 
Despite all the progress in a-IGZO TFTs so far, our knowledge of 
the physical origin of its electrical stability is very limited, and 
should be addressed more in-depth. We have conducted a detail 
analysis of the positive BTS induced threshold voltage shift 
(ΔVth) for RF sputter a-IGZO TFTs, and modeled both stress bias 
voltage and temperature dependence by the well developed 
stretched-exponential equation [8]. In this work, we further ex-
plore the ΔVth for RF sputter a-IGZO TFT under prolonged 
(steady-state, D.C.) negative BTS. Since the TFTs are driven by 
external clock signal during operation, TFT stability under A.C. 
stress should be addressed as well. Therefore, we report in this 
paper on pulse (e.g. A.C.) BTS for RF sputter a-IGZO TFTs. The 
effect of pulse period and bipolar pulse stressing is also discussed.  
2. Experimental 
2.1. TFT Structure 
The cross-sectional view of the a-IGZO TFT used in this study is 
shown in Fig. 1(a). The detail processing steps were discussed 
elsewhere [9]. The TFT has an inverted-staggered bottom-gate 
structure. The Ti/Au/Ti stacking layers are used for gate and 
source/drain (S/D) electrodes. The SiO2 gate insulator and a-
IGZO active layer is about 200nm and 30nm thick, respectively. 
Both layers are deposited by RF magnetron sputtering. After the 
island formation and S/D electrodes definition, an additional sput-
ter SiO2 capping layer is added which serves as a protection layer 
for the TFT back channel. Finally, a thermal annealing step 
(2000C, 1 hour in air) is applied. The die photo of the final RF 
sputter a-IGZO TFT is shown in Fig. 1(b). 
 
 
Figure 1. (a) Cross-sectional and (b) top view of the RF 
sputter a-IGZO TFT device used in this study. Dash 
square indicates the region of a-IGZO active layer. 
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2.2. Electrical Measurement 
A series of D.C. and A.C. BTS experiments were conducted by 
using a semiconductor parametric analyzer (Agilent 4156C), pulse 
generator (Agilent 8114A), switch matrix (HP E5250A) and a 
light tight probe station (Figure 2). The entire setup is controlled 
by an in-house LabViewTM driving program. During BTS (both 
D.C. and A.C.), a predetermined stress voltage (VG_stress) is ap-
plied to the gate electrode and to ensure a uniform electrical field 
distribution along the SiO2/ a-IGZO interface, the drain terminal 
of TFT is shorted to its source terminal (VDS=0V, Figure 2). We 
monitor the evolution of device degradation by interrupting the 
BTS at predetermined time steps and measuring the TFT satura-
tion region (VDS=20V) transfer properties. In order to ensure a 
consistent comparison of extracted parameter between different 
BTS time steps, a fixed data range is defined for parameter extrac-
tion. In this study, threshold voltage (Vth) and field-effect mobility 
(μeff) were extracted from the linear fit of the saturation region 
transfer curves between (IDS)1/2=0.01~0.001 A1/2 to the standard 
MOSFET equation (cf. Figure 3): 
( ) (1)                                             
2
2/1
thGS
oxeff
DS VVL
WC
I −⎟⎟⎠
⎞
⎜⎜⎝
⎛= μ  
where Cox is gate insulator capacitance per unit area, W and L are 
channel width and length, respectively. For reference, our RF 
sputter a-IGZO TFTs have following room temperature proper-
ties: μeff =8.02 cm2/Vs, Vth=2.2 V, sub-threshold swing (S)~0.4 
V/dec, off state drain current~10-13A and on-to-off current ratio 
over 109. These indicated a very good electrical performance of 
the a-IGZO TFT used in this study. Finally, it should be notice 
that all the BTS induced electrical instability can be fully recover 
after a thermal annealing step (2 hour, 2000C) [8]. Each series of 
BTS experiment is performed on the same TFT and to ensure 
consistent initial TFT properties, the thermal annealing is applied 
before each new BTS experiment is conducted. 
3. Results and Discussion 
3.1. Negative, D.C. BTS Experiment 
Figure 3 shows a typical evolution of the a-IGZO TFT IDS-VGS 
curves under negative D.C. BTS. A uniform negative shift is ob-
served for both ON and sub-threshold regions. To demonstrate the 
validity of using stretched-exponential model to describe the neg-
ative BTS results, we followed a similar methodology that has 
been developed for positive BTS experiments [8]. The stretched-
exponential model describes the ΔVth by the following formula 
[10]: 
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In the above equations, ΔV0 is the effective voltage drop across 
the gate insulator; Vth_initial is the initial threshold voltage; α is the 
exponent for ΔV0 dependence and β is the stretch-exponential 
exponent. Eτ is the average effective energy barrier for carrier in 
channel to overcome before they can enter the insulator, with τ0 
 
Figure 2. The schematic of the circuit setup used for DC 
and AC BTS experiments. Switch matrix (HP E5250A) 
positions are also indicated. 
 
Figure 3. The evolution of the RF sputter a-IGZO TFT 
transfer characteristics for steady-state (D.C.) negative 
BTS (VG_stress=-20V, TSTR=800C). 
 
Figure 4. The evolution of the RF sputter a-IGZO TFT 
transfer characteristics for steady-state (D.C.) negative 
BTS (symbol: ■, VG_stress=-20V, TSTR=800C). Data for posi-
tive BTS (symbol: ▲, adopt from [8]) is also shown as 
reference.
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being the thermal pre-factor for emission over barrier. Series of 
negative D.C. BTS experiments under different VG_stress (= -12~  
-20V) and stress temperature (TSTR=600C ~800C) were performed. 
The α is first extracted from the log(ΔVth) vs. log(ΔV0) plot as 
depicted in Figure 4. Corresponding data for positive D.C. BTS is 
also shown as reference [8]. The extracted α for positive BTS 
(=1.41) is larger than the one extracted for negative BTS (=1.3); 
this result suggests that the ΔVth for positive BTS is more sensi-
tive to VG_stress. Figure 5 show the evolution of ΔVth as a function 
of stress time (tstress) under different negative BTS conditions. The 
dash lines are the numerical fits to eq.(2). The characteristic trap-
ping time, τ, is treated as fitting parameter and plotted as a func-
tion of 1/kTSTR in Figure 6. In Figure 5, error was observed be-
tween experimental and calculated data for short stress time (<103 
secs). This is because the ΔVth for these data points are very close 
to the measurement resolution (~0.2V) set in this study. Despite 
the errors, the stretched-exponential model is able to universally 
reproduce the trend of experimental data, regardless of magnitude 
of the stress voltage or stress temperature. 
To determine the ΔVth dependence on stress temperature, we ex-
tract the Eτ and τ0 by applying eq.(4) to the τ vs. 1/kTSTR plots 
(Figure 6). Table I summarizes all the parameters used in the 
stretched-exponential model. The extracted Eτ for positive BTS 
(0.78eV) is smaller than the value of negative BTS (2.16eV). This 
suggest that the electrons are experienced a lower energy barrier 
than holes do during the charge injection process near the a-
IGZO/SiO2 interface. It should be noticed that there is an expo-
nential dependence of τ0 on the y-axis intercept of the linear fit of 
data in Figure 6. Therefore, the extracted τ0 can be very sensitive 
to the y-axis intercept and significant error can occur in our ex-
traction due to the limited number of data points. This can explain 
abnormally low τ0 value obtained for negative BTS. 
3.2. A.C. BTS Experiment 
To study the change on TFT I/V properties under A.C. operation, 
a periodic pulse signal was applied to RF sputter a-IGZO TFT 
gate terminal during the A.C. BTS experiments. The inset of Fig-
ure 7 illustrates the waveform of the gate pulse signal. The pulse 
period (PD) is changed from 10ms to 100ms (or corresponding to 
100Hz to 10Hz) during the A.C. BTS. The signal is in its “pulse 
state” for duration of pulse width and the duty-cycle of the signal 
is defined as ratio between pulse width (PW) and period (PD): 
PD
PWcycleDuty =                                  (5). 
Since the duty cycle in this study is set to be 50%, the pulse 
widths for all A.C. BTS experiments are half of their correspond-
ing period. All pulse signals have a base line of 0V and the 
VG_stress is defined as the polarity/amplitude of the pulse signal. 
Both positive and negative A.C. BTS are conducted. Figure 7 
shows the evolution of ΔVth as a function of effective stress time, 
which is defined as the accumulated time when the gate signal is 
at its high level (HL). The results show that the ΔVth for positive 
A.C. BTS is pulse width (or period) dependent. A shorter period 
can correspond to a smaller shift in threshold voltage. For a 
100Hz gate pulse signal the reduction of ΔVth can be as large as 
50% as compare with the corresponding positive D.C. BTS value. 
The negative A.C. BTS result show even larger reduction of the 
threshold voltage shift. For all the gate pulse period we investi-
 
Figure 6. The characteristic trapping time (τ) for positive 
(symbol:▲, adopt from [8]) and negative (■) BTS as a 
function of 1/TSTR. (TSTR range: 500C ~ 800C). Dash line: 
numerical fit to eq.(4). 
Table I. Fitting parameters for stretched-exponential 
model 
Value Model Parameters Positive BTS* Negative BTS 
α 1.41 1.30 
β 0.75 0.65 
τ0 (sec) 1.24×10-5 2.2×10-25 
Eτ (eV) 0.78 2.16 
* Adopt from [8]. 
 
Figure 5. ΔVth versus stress time (tstress) for various (a) 
stress voltage (VG_stress=-20V, -15V and -12V) and (b) tem-
perature (TSTR=800C, 700C and 600C). Symbols represent 
the experimental data while dashed lines are the calcu-
lated fits to stretched-exponential model (eq.(2)). 
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gated (10~100ms), the negative A.C. BTS induced ΔVth is very 
small (<0.1V) without a clear dependence on pulse period. Such 
behavior is quite different from what we observed under positive 
A.C. BTS. This might suggest a very long characteristic time for 
hole to accumulate at the SiO2/a-IGZO interface under negative 
bias and the pulse width of the negative A.C. BTS applied in this 
study could be too short for hole to accumulate. Therefore, carrier 
injection/ trapping events are greatly reduced and results in a min-
imum ΔVth observed. 
The effect of bi-polar pulse stressing is also studied. To better 
describe the waveform, the voltage of pulse high and low states 
are specified as VHI and VLO, respectively. Figure 8 shows one 
example by employing a bipolar gate stress signal with VHI /VLO = 
20V/-20V. Compare to the uni-polar stress (VHI=20V), bi-polar 
A.C. BTS shows about 20~30% reduction of ΔVth. Such reduction 
is primarily due to the contribution from the negative cycle of the 
stress. As illustrated in Figure 8, the ΔVth induced by bi-polar 
A.C. BTS (symbol: □) is approximately equal to the ΔVth ob-
tained by simply adding up the ΔVth for corresponding uni-polar 
A.C. BTS values (symbol: +). In addition, due the dependence of 
ΔVth on pulse period, add up the ΔVth obtained from positive and 
negative D.C. BTS (symbol: ＊) is not able to predict the bi-polar 
A.C. BTS results.  
4. Conclusion 
We have investigated both D.C. and A.C. BTS stability in RF 
sputter a-IGZO TFT. The stretched-exponential formula is pro-
posed for accurate D.C. BTS stability modeling. Furthermore, 
ΔVth dependence on stress voltage and temperature can be de-
scribed. The TFT degradation under a periodic, pulse gate stress 
voltage is also investigated. The results show the ΔVth induced by 
positive A.C. BTS is pulse width (or period) dependent. On the 
other hand, a huge reduction in ΔVth is observed for all the nega-
tive A.C. BTS results (with pulse period = 10ms~100ms). Such 
behavior should be studied in more detail to predict the device 
life-time. Finally, ΔVth induced by bi-polar stressing is found to 
be approximately equal to the ΔVth obtained by simply adding up 
the ΔVth for corresponding uni-polar A.C. BTS values. 
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Figure 7. The ΔVth versus effective stress time for both 
positive (VG_stress=20V, solid curves) and negative 
(VG_stress=-20V, dash curves) A.C. BTS. The pulse period 
(PD) is changed from 10ms to 100ms and D.C. BTS results 
are also shown as reference. The a-IGZO TFT used in this 
study has a channel width over length ratio of 
180μm/30μm.  
 
Figure 8. The ΔVth versus effective stress time for (● ,▲ ) 
uni-polar and (□) bi-polar A.C. BTS. The inset and table 
illustrate the pulse waveform for each individual condi-
tion. The pulse width, period and duty cycle for all A.C. 
BTS are 5ms, 10ms and 50%, respectively. The D.C. BTS 
(◆ , ■ ) results are also shown as reference. 
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